Receipt date: 05/16/2006

MAY 16 '06 13:56 FR IPLAW E FISHKILL

845 892 6363 TO 915712738300

10595526 - GAU: 2829

P.03/12 PAGE1 OF 1 FORM PTQ-1449 (Modified) ATTY, DOCKET NO. SERIAL NO. LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S BUR920030080U\$1 10/595,526 INFORMATION DISCLOSURE STATEMENT APPLICANT: Leah Pastel (Use several sheets if necessary) FILING DATE: GROUP: 4-26-06 2829 REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS EXAMINER** DOCUMENT ISSUED FILING DATE INITIALS NUMBER DATE NAME CLASS SUBCLASS (IF APPRO.) 6043672 03-28-00 Sugasawara A2 5757203 05-26-98 Brown АЗ 04-21-98 5742177 Kalb, Jr. Α4 5726997 03-10-98 Teene A5 5670890 09-23-97 Colwell et al A6 |5371457 12-06-94 Lipp 6538314 03-25-03 Buffet et al A8 6342790 01-29-02 Ferguson et al A9 6118293 09-12-00 Manhaeve et al B1 5917331 06-29-99 Persons B2 5721495 02-24-98 Jennion et al B3 5773990 06-30-98 Wilstrup et al FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER TRANSLATION DATE COUNTRY CLASS SUBCLASS YES NO В4 **B**5 в6 OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) IBM Technical Disclosure Bulletin, Vol. 28, No.1, June 1985, Bossen, et al, "Yield and Reliability C1 Enhancement Via Redundancy for VLSI Chips And Wafers", pp 36-42 IBM Technical Disclosure Bulletin, Vol. 20, No.11A, April 1978, Fox, et al, "Flexible Voltage Distribution In C2 Custom Semiconductor Circuit Chips*, pp 4378-4379 **EXAMINER** DATE CONSIDERED /Roberto Velez/ 10/09/2008

EXAMINER: Initial if reference considered, whether or not citation is in conformance with Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant